Rui Paulo Martins's Books

Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers

By: Pui-In Mak,Ben U Seng Pan,Rui Paulo Martins

Write a review Read reviews Take a Quiz Solve Book Puzzle

Analog-Baseband Architectures and Circuits for Multistandard and Low-Voltage Wireless Transceivers

By: Pui-In Mak,Ben U Seng Pan,Rui Paulo Martins

This book presents architectural and circuit techniques for wireless transceivers to achieve multistandard and low-voltage compliance. It provides an up-to-date survey and detailed study of the state-of-the-art transceivers for modern single- and multi-purpose wireless communication systems. The book includes comprehensive analysis and design of multimode reconfigurable receivers and transmitters for an efficient multistandard compliance.

Average ratings

N/A

Write a review

Solve jigsaw puzzle

Age

Page Count

194

Publisher

Springer Science & Business Media

Published Date

ISBN 10

1402064330

ISBN 13

9781402064333

High-/Mixed-Voltage Analog and RF Circuit Techniques for Nanoscale CMOS

By: Pui-In Mak,Rui Paulo Martins

Write a review Read reviews Take a Quiz Solve Book Puzzle

High-/Mixed-Voltage Analog and RF Circuit Techniques for Nanoscale CMOS

By: Pui-In Mak,Rui Paulo Martins

This book presents high-/mixed-voltage analog and radio frequency (RF) circuit techniques for developing low-cost multistandard wireless receivers in nm-length CMOS processes. Key benefits of high-/mixed-voltage RF and analog CMOS circuits are explained, state-of-the-art examples are studied, and circuit solutions before and after voltage-conscious design are compared. Three real design examples are included, which demonstrate the feasibility of high-/mixed-voltage circuit techniques. Provides a valuable summary and real case studies of the state-of-the-art in high-/mixed-voltage circuits and systems; Includes novel high-/mixed-voltage analog and RF circuit techniques – from concept to practice; Describes the first high-voltage-enabled mobile-TVRF front-end in 90nm CMOS and the first mixed-voltage full-band mobile-TV Receiver in 65nm CMOS; Demonstrates the feasibility of high-/mixed-voltage circuit techniques with real design examples.

Average ratings

N/A

Write a review

Solve jigsaw puzzle

Age

Page Count

161

Publisher

Springer Science & Business Media

Published Date

ISBN 10

1441995382

ISBN 13

9781441995384

Handheld Total Chemical and Biological Analysis Systems

Bridging NMR, Digital Microfluidics, and Semiconductors

By: Ka-Meng Lei,Pui-In Mak,Man-Kay Law,Rui Paulo Martins

Write a review Read reviews Take a Quiz Solve Book Puzzle

Handheld Total Chemical and Biological Analysis Systems

Bridging NMR, Digital Microfluidics, and Semiconductors

By: Ka-Meng Lei,Pui-In Mak,Man-Kay Law,Rui Paulo Martins

The book Handheld Total Chemical and Biological Analysis Systems: Bridging NMR, Digital Microfluidics, and Semiconductors centers on the complete design of Nuclear Magnetic Resonance (NMR) microsystems for in vitro chemical and biological assays based on semiconductor chips and portable magnet. Different sensing mechanisms for CMOS in vitro assay are compared, key design criteria of the CMOS transceiver for NMR measurement are revealed, and system-level optimizations of the CMOS NMR platform utilizing digital microfluidic and diverse functions of the CMOS technology are discussed. Two CMOS NMR platforms are implemented, each of these focuses on different aspect of optimization.

Average ratings

N/A

Write a review

Solve jigsaw puzzle

Age

Page Count

119

Publisher

Springer

Published Date

ISBN 10

3319678256

ISBN 13

9783319678252

Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters

By: Sai-Weng Sin,Seng-Pan U,Rui Paulo Martins

Write a review Read reviews Take a Quiz Solve Book Puzzle

Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters

By: Sai-Weng Sin,Seng-Pan U,Rui Paulo Martins

Analog-to-Digital Converters (ADCs) play an important role in most modern signal processing and wireless communication systems where extensive signal manipulation is necessary to be performed by complicated digital signal processing (DSP) circuitry. This trend also creates the possibility of fabricating all functional blocks of a system in a single chip (System On Chip - SoC), with great reductions in cost, chip area and power consumption. However, this tendency places an increasing challenge, in terms of speed, resolution, power consumption, and noise performance, in the design of the front-end ADC which is usually the bottleneck of the whole system, especially under the unavoidable low supply-voltage imposed by technology scaling, as well as the requirement of battery operated portable devices. Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters will present new techniques tailored for low-voltage and high-speed Switched-Capacitor (SC) ADC with various design-specific considerations.

Average ratings

N/A

Write a review

Solve jigsaw puzzle

Age

Page Count

147

Publisher

Springer Science & Business Media

Published Date

ISBN 10

9048197104

ISBN 13

9789048197101

Design of Very High-Frequency Multirate Switched-Capacitor Circuits

Extending the Boundaries of CMOS Analog Front-End Filtering

By: Seng-Pan U,Rui Paulo Martins,José Epifânio da Franca

Write a review Read reviews Take a Quiz Solve Book Puzzle

Design of Very High-Frequency Multirate Switched-Capacitor Circuits

Extending the Boundaries of CMOS Analog Front-End Filtering

By: Seng-Pan U,Rui Paulo Martins,José Epifânio da Franca

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed: -Optimum circuit architecture tradeoff analysis -Simple speed and power trade-off analysis of active elements -High-order filtering response accuracy with respect to capacitor-ratio mismatches -Time-interleaved effect with respect to gain and offset mismatch -Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding -Stage noise analysis and allocation scheme -Substrate and supply noise reduction -Gain-and offset-compensation techniques -High-bandwidth low-power amplifier design and layout -Very low timing-skew multiphase generation Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS.

Average ratings

N/A

Write a review

Solve jigsaw puzzle

Age

Page Count

268

Publisher

Springer Science & Business Media

Published Date

ISBN 10

0387261214

ISBN 13

9780387261218

Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

By: Zhicheng Lin,Pui-In Mak (Elvis),Rui Paulo Martins

Write a review Read reviews Take a Quiz Solve Book Puzzle

Ultra-Low-Power and Ultra-Low-Cost Short-Range Wireless Receivers in Nanoscale CMOS

By: Zhicheng Lin,Pui-In Mak (Elvis),Rui Paulo Martins

This book provides readers with a state-of-the-art description of techniques to be used for ultra-low-power (ULP) and ultra-low-cost (ULC), short-range wireless receivers. Readers will learn what is required to deploy these receivers in short-range wireless sensor networks, which are proliferating widely to serve the internet of things (IoT) for “smart cities.” The authors address key challenges involved with the technology and the typical tradeoffs between ULP and ULC. Three design examples with advanced circuit techniques are described in order to address these trade-offs, which special focus on cost minimization. These three techniques enable respectively, cascading of radio frequency (RF) and baseband (BB) circuits under an ultra-low-voltage (ULV) supply, cascading of RF and BB circuits in current domain for current reuse and a novel function-reuse receiver architecture, suitable for ULV and multi-band ULP applications such as the sub-GHz ZigBee.

Average ratings

N/A